Abstract: In this paper, a novel 17T full adder and its application in implementing an efficient Arithmetic Logic Unit (ALU) design have been proposed. The proposed design will be able to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results