We accelerated a BERT layer across two FPGAs, partitioned into four pipeline stages. We conduct three levels of optimization using Vitis HLS and report runtimes. The accelerator implements a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results